4 and gate

library ieee;

use ieee.std_logic_1164.all;

Entity fouripand_gate is

port(a,b,c,d:in std_logic;e:out std_logic);

end fouripand_gate;

architecture design of fouripand_gate is

begin

e<=(a and b and c and d);

end design;