4 nand gate

library ieee;

use ieee.std_logic_1164.all;

Entity fouripnand_gate is

port(a,b,c,d:in std_logic;e:out std_logic);

end fouripnand_gate;

architecture design of fouripnand_gate is

begin

e<= (not(a and b and c and d));

end design;