half subracter

library ieee;

use ieee.std_logic_1164.all;

Entity halfsubtractor_gate is

port(a,b:in std_logic;sum,difference:out std_logic);

end halfsubtractor_gate;

architecture design of halfsubtractor_gate is

begin

sum<=(not a and b);

difference<=(a and not b);

end design;