Or gate

library ieee;

use ieee.std_logic_1164.all;

Entity or_gate is

port(a,b:in std_logic;c:out std_logic);

end or_gate;

architecture design of or_gate is

begin

c<=(a or b);

end design;