six nor

library ieee;

use ieee.std_logic_1164.all;

Entity sixnorgate is

port(a,b,c,d,e,f:in std_logic;g:out std_logic);

end sixnorgate;

architecture design of sixnorgate is

begin

g<=not(a or b or c or d or e or f);

end design;