5 and gate

library ieee;

use ieee.std_logic_1164.all;

Entity fiveand_gate is

port(a,b,c,d,e:in std_logic;f:out std_logic);

end fiveand_gate;

architecture design of fiveand_gate is

begin

f<=(a and b and c and d and e);

end design;