Not gate

library ieee;

use ieee.std_logic_1164.all;

Entity not_gate is

port(a:in std_logic;b:out std_logic);

end not_gate;

architecture design of not_gate is

begin

b<= (not a );

end design;